Show simple item record

AuthorGai, Xiaoleidc.contributor.author
Date of accession2018-05-16T08:30:15Zdc.date.accessioned
Available in OPARU since2018-05-16T08:30:15Zdc.date.available
Year of creation2018dc.date.created
Date of first publication2018-05-16dc.date.issued
AbstractThis dissertation describes Phase Locked Loop (PLL) based Local Oscillator (LO) designs for RF front-end modules targeting wideband wireless communications systems from microwave to millimeter-wave ranges. With the increase of the operating frequencies in wireless transceivers, it becomes more challenging to deliver fully integrated LO signals with high performance. In conventional single loop PLLs, the comparison frequency is restricted by the speed and noise of the phase frequency detector, which increases the in-band phase noise and the phase lock time. In this thesis, a novel dual loop PLL topology with a higher comparison frequency and a wider loop bandwidth is investigated: a frequency acquisition loop speeds up the lock time; a phase locked hold loop improves the phase noise and spurious levels. The trade-offs between the loop bandwidth, phase noise and lock time are much more relaxed than in conventional PLLs. The LO generator is fully integrated in a 0.25μm SiGe BiCMOS technology. The designs benefit from the high speed, low noise HBTs and the small sized, low power consumption CMOS transistors. The key sub circuit block designs and optimization are in detail discussed, which include phase/frequency detectors, frequency dividers and prescalers, voltage controlled oscillators, loop filter designs and so on. The loop behavior, frequency response and transient performance are studied at a system level. Three demonstrators are presented: a 35 GHz ultra-low phase noise PLL for Ka-Band radar communications which achieves state-of-the-art phase noise performance; a wideband frequency synthesizer for multi-band satellite communications with a frequency range from 16 to 24 GHz; a 3 to 5 GHz reconfigurable receiver integrated with an agile frequency synthesizer for small cell base station applications.dc.description.abstract
Languageendc.language.iso
PublisherUniversität Ulmdc.publisher
LicenseStandarddc.rights
Link to license texthttps://oparu.uni-ulm.de/xmlui/license_v3dc.rights.uri
KeywordPLLdc.subject
KeywordLOdc.subject
KeywordVCOdc.subject
KeywordRF front-endsdc.subject
KeywordPhase noisedc.subject
KeywordDual loopdc.subject
KeywordFrequency synthesizerdc.subject
KeywordFast lockingdc.subject
KeywordPhase detectordc.subject
Dewey Decimal GroupDDC 620 / Engineering & allied operationsdc.subject.ddc
LCSHPhase-locked loopsdc.subject.lcsh
LCSHOscillators, audio-frequencydc.subject.lcsh
LCSHOscillators, electricdc.subject.lcsh
LCSHVoltage-controlled oscillatorsdc.subject.lcsh
LCSHFrequency dividersdc.subject.lcsh
LCSHRadio frequencydc.subject.lcsh
TitlePLL based fully-integrated LO generation for wideband RF front-endsdc.title
Resource typeDissertationdc.type
Date of acceptance2018-04-19dcterms.dateAccepted
RefereeSchumacher, Hermanndc.contributor.referee
RefereeBerroth, Manfreddc.contributor.referee
DOIhttp://dx.doi.org/10.18725/OPARU-6588dc.identifier.doi
PPN1023681587dc.identifier.ppn
URNhttp://nbn-resolving.de/urn:nbn:de:bsz:289-oparu-6645-7dc.identifier.urn
GNDPhasenregelkreisdc.subject.gnd
GNDOszillatorschaltungdc.subject.gnd
GNDFrequenzteilerdc.subject.gnd
GNDFrequenzdc.subject.gnd
FacultyFakultät für Ingenieurwissenschaften, Informatik und Psychologieuulm.affiliationGeneral
InstitutionInstitut für Elektronische Bauelemente und Schaltungenuulm.affiliationSpecific
Grantor of degreeFakultät für Ingenieurwissenschaften, Informatik und Psychologieuulm.thesisGrantor
DCMI TypeTextuulm.typeDCMI
CategoryPublikationenuulm.category
Issueuulm.issue
EU projectFLEXWIN / FLEXIBLE MICROSYSTEM TECHNOLOGY FOR MICRO- AND MILLIMETRE-WAVE ANTENNA ARRAYS WITH INTELLIGENT PIXELS / EC / FP7 / 257335uulm.projectEU
Bibliographyuulmuulm.bibliographie


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record