• English
    • Deutsch
View Item 
  •   OPARU Home
  • Fakultät für Ingenieurwissenschaften, Informatik und Psychologie
  • Publikationsnachweise
  • View Item
  •   OPARU Home
  • Fakultät für Ingenieurwissenschaften, Informatik und Psychologie
  • Publikationsnachweise
  • View Item
  • English 
    • English
    • Deutsch
  • Login
JavaScript is disabled for your browser. Some features of this site may not work without it.

A 14b, Twofold Time-Interleaved Incremental Delta Sigma ADC Using Hardware Sharing

Erstveröffentlichung
2020
Metadata only
Search for full text
Beitrag zu einer Konferenz


Authors
Vogelmann, Patrick
Wagner, Johannes
Ortmanns, Maurits
Faculties
Fakultät für Ingenieurwissenschaften, Informatik und Psychologie
Institutions
Institut für Mikroelektronik
Published in
IEEE Transactions on Circuits and Systems I: Regular Papers ; 67 (2020), 11. - S. 3681-3692. - ISSN 1549-8328. - eISSN 1558-0806
Link to publication
https://dx.doi.org/10.1109/TCSI.2020.3011362
Conference
3rd International Symposium on Integrated Circuits and Systems (ISICAS), 2020-08-27 - 2020-08-28, Online only
Keywords
Modulation; Hardware; Clocks; Quantization (signal); Attenuation; Transfer functions; Bandwidth; Incremental ADC; incremental Δ Σ delta sigma; time interleaving; hardware sharing; MODULATOR; CALIBRATION; CONVERTER
Dewey Decimal Group
DDC 620 / Engineering & allied operations

Metadata
Show full item record

About OPARU | Contact Us
Impressum | Privacy statement
 

 

Advanced Search

Browse

All of OPARUCommunities & CollectionsFacultiesInstitutionsPersonsResource typesUlm SerialsDewey Decimal ClassesFundingThis CollectionFacultiesInstitutionsPersonsResource typesUlm SerialsDewey Decimal ClassesFunding

My Account

LoginRegister

Statistics

View Usage Statistics

About OPARU | Contact Us
Impressum | Privacy statement