Now showing items 1-1 of 1
Enhanced Arbiter PUFs using custom sized structures for reduced noise sensitivity
Beitrag zu einer Konferenz
(Universität Ulm, 2019-08-14)
This paper presents a simple yet effective way of improving delay based Physical Unclonable Functions by changing transistor gate sizes only. All utilized components of an Arbiter PUF were simulated in a 90nm CMOS process ...